

## RAW 2016 Program

May 23, 2016	
08.00 - 08.15	Registration
08.15 - 08.30	Opening
08.30 - 09.30	Keynote 1 (Peter Hofstee - IBM, Austin, TX, USA) Session chair: Marco Domenico Santambrogio, Politecnico di Milano, Italy
09.30 - 10.00	<b>Short Paper Introduction Session Day 1</b> Session chair: Marco Domenico Santambrogio, Politecnico di Milano, Italy
13	Benedikt Janßen, Moataz Naserddin and Michael Hübner: <i>A Hardware/Software Co-Design Approach for Control Applications with Static Real-Time Reallocation</i>
36	Giulia Guidi, Enrico Reggiani, Lorenzo Di Tucci, Gianluca Durelli, Michaela Blott, Marco D. Santambrogio: <i>On How to Improve FPGA-Based Systems Design Productivity via SDAccel</i>
14	Jones Y. Mori, Andre Werner, Florian Fricke and Michael Hübner: <i>A rapid prototyping method to reduce the design time in commercial high-level synthesis tools</i>
16	Salma Hesham, Diana Göhringer and Mohamed Abd El Ghany: <i>ARTNoCs: An Evaluation Framework for Hardware Architectures of Real-Time NoCs</i>
26	Amit Kulkarni, Elias Vansteenkiste, Dirk Stroobandt, Andreas Brokalakis and Antonios Nikitakis: <i>A fully parameterized Virtual Coarse Grained Reconfigurable Array for High Performance Computing Applications</i>
4	Anita Tino and Kaamran Raahemifar: <i>Assessing Multi-Task Placement Algorithms in RCUs</i>
10.00 - 10.30	Coffee Break and Interactive Session Short Papers Day 1
10.30 - 11.45	<b>Session 1: Application Mapping and Design Space Exploration</b> Session chair: Brian Veale, IBM, USA
15	Lester Kalms and Diana Göhringer: <i>Clustering and Mapping Algorithm for Application Distribution on a Scalable FPGA Cluster</i>
42	Syed Waqar Nabi and Wim Vanderbauwhede: <i>A Fast and Accurate Cost Model for FPGA Design Space Exploration in HPC Applications</i>
2	Hyunsuk Nam and Roman Lysecky: <i>Latency, Power, and Security Optimization in Distributed Reconfigurable Embedded Systems</i>
11.45 - 12.15	Interactive Session 1
12.15 - 13.15	Lunch
13.15 - 14.55	<b>Session 2: Applications</b> Session chair: Steve Wilton, University of British Columbia, Canada
45	Daniel Llamocca and Daniel Aloi: <i>A Reconfigurable Fixed-Point Architecture for Adaptive Beamforming</i>
37	Aaron Mills, Phillip H. Jones and Joseph Zambreno: <i>Parameterizable FPGA-based Kalman Filter Coprocessor Using Piecewise Affine Modeling</i>

47	Chi Zhang, Ren Chen and Viktor Prasanna: <i>High Throughput Large Scale Sorting on a CPU-FPGA Heterogeneous Platform</i>
21	Juan Andrés Pérez-Celis, José Martínez-Carranza, Alicia Morales-Reyes, Claudia Feregrino-Urbe and René Cumpulido: <i>An FPGA Architecture to Accelerate the Burrows Wheeler Transform by Using a Linear Sorter</i>
14.55 - 15.25	Interactive Session 2 and Coffee Break
15.25 - 16.40	<b>Session 3: Processor Architectures</b> Session chair: Rene Cumpulido, INAOE, Mexiko
24	Mohamed El-Hadedy, Hristina Mihajloska, Danilo Gligoroski, Amit Kulkarni, Dirk Stroobandt and Kevin Skadron: <i>A 16-bit Reconfigurable Encryption Processor for Pi-Cipher</i>
35	Stephan Nolting, Guillermo Paya-Vaya, Florian Giesemann, Holger Blume, Sebastian Niemann and Christian Müller-Schloer: <i>Dynamic Self-Reconfiguration of a MIPS-Based Soft-Processor Architecture</i>
12	Steffen Vaas, Marc Reichenbach and Dietmar Fey: <i>An Application-specific Instruction Set Processor for Power Quality Monitoring</i>
16.40 - 17.00	Interactive Session 3
17.00 - 18.00	<b>Panel</b> Session chair: Marco Domenico Santambrogio, Politecnico di Milano, Italy
21.00 - 24.00	RAW 2016 social event at <b>Kingstone Mines, 2548 North Halsted Street, Chicago, IL 60614</b> . Sponsored by <b>TOPIC</b> .

### May 24, 2016

08.30 - 09.30	IPDPS Keynote
09.30 - 10.00	Coffee Break
10.00 - 11.00	Keynote 2 (Patrick Lysaght - Xilinx, San Jose, CA, USA) Session chair: Juergen Becker, Karlsruhe Institute of Technology, Germany
11.00 - 11:25	<b>Short Paper Introduction Session Day 2</b> Session chair: Emanuele Del Sozzo, Politecnico di Milano, Italy
44	Alexandra Kourfali and Dirk Stroobandt: <i>Efficient Hardware Debugging using Parameterized FPGA Reconfiguration</i>
10	Fynn Schwiegelshohn, Florian Kästner and Michael Hübner: <i>Enabling Dynamic Reconfiguration of Numerical Methods for the Robotic Motion Control Task</i>
28	Martin Letras, Raudel Hernández-León and Rene Cumpulido: <i>Hardware Architectures for Frequent Itemset Mining Based on Equivalence Classes Partitioning</i>
19	Fabiola Casasopra, Gea Bianchi, Gianluca C. Durelli and Marco D. Santambrogio: <i>Parallel Protein Identification Using an FPGA-Based Solution</i>
3	Nikolaos Stekas and Dirk van den Heuvel: <i>Face recognition using Local Binary Patterns Histograms (LBPH) on an FPGA-based System on Chip (SoC)</i>

11:25 - 11:55	Interactive Session Short Papers Day 2
11.55 - 13.10	<b>Session 4: Scheduler and Runtime Systems</b> Session chair: Claudia Feregrino, INAOE, Mexico
23	Andrea Purgato, Davide Tantillo, Marco Rabozzi, Donatella Sciuto and Marco D. Santambrogio: <i>Resource-Efficient Scheduling for Partially-Reconfigurable FPGA-based Systems</i>
31	Tajas Ruschke, Lukas Johannes Jung, Dennis Wolf and Christian Hochberger: <i>Scheduler for Inhomogeneous and Irregular CGRAs with Support for Complex Control Flow</i>
20	Jens Rettkowski, Philipp Wehner, Evgheni Cutiscev and Diana Goehringer: <i>LinROS: A Linux-based Runtime System for Reconfigurable MPSoCs</i>
13.10 - 14.15	Lunch
14.15 - 15.15	Keynote 3 (Dirk van den Heuvel - TOPIC Embedded Products, Eindhoven, the Netherlands) Session chair: Ramachandran Vaidyanathan, Louisiana State University, USA
15.15 - 15.45	Interactive session 4 and Coffee Break
15.45 - 17.00	<b>Session 5: High Level Synthesis and Object-Oriented Programming</b> Session chair: Diana Goehringer, Ruhr-University Bochum, Germany
17	Emanuele Del Sozzo, Andrea Solazzo, Antonio Miele and Marco D. Santambrogio: <i>On the Automation of High Level Synthesis of Convolutional Neural Networks</i>
18	Gianluca C. Durelli, Fabrizio Spada, Christian Pilato and Marco D. Santambrogio: <i>Scala-based Domain-Specific Language for Creating Accelerator-based SoCs</i>
22	Hongyuan Ding, Sen Ma, Miaoqing Huang and David Andrews: <i>OoGen: An Automated Generation Tool for Custom MPSoC Architectures Based on Object-oriented Programming Methods</i>
17.00 - 17.20	Interactive session 5
17.20 - 17.55	Award Session and Closing Remarks